I. INTRODUCTION

I
nGaAs is a promising channel material candidate for CMOS technologies beyond the 7 nm node [1] - [3] . In this dimensional range, only high aspect-ratio (AR) 3D transistors with a fin or nanowire configuration can deliver the necessary performance. Impressive InGaAs FinFET prototypes have recently been demonstrated [4] - [6] . However, unlike planar InGaAs MOSFETs [7] , their performance is still rather unimpressive as compared to Si technology. There are many challenging issues that are unique to FinFETs and that have yet to be tackled. In most demonstrations to date, the fin width in III-V devices is greater than 15 nm. At the point of insertion of this technology, sub-10 nm fin width and steep sidewalls will be required. In addition to the relatively wide fins, most InGaAs FinFETs prior to the work of these authors feature channel-height-to-fin-width aspect ratio (H c /W f ) of at most 2. This implies a poor use of the footprint of the device. In contrast, state-of-the-art Si FinFETs feature sub-10 nm fin width and a channel aspect ratio in excess of 5 [8] .
With the goal of exploring the ultimate potential of InGaAs FinFETs, we have developed a self-aligned recessed-gate process for scaled transistors that emphasizes scalability, performance and manufacturability by making use of dry fin etching, digital etch and Si-compatible materials. For the first time, our work explores the sub-10 nm fin width regime of InGaAs FinFETs. This paper is an augmented version of a recent conference presentation on this topic [9] .
II. FABRICATION PROCESS
The starting heterostructure used in our work is sketched in Fig. 1 . On an InP substrate, an InAlAs buffer layer is first grown that incorporates a Si δ-doping layer with a sheet concentration of 4x10 12 cm −2 placed 5 nm below the channel. The channel is InGaAs lattice matched to InP. The cap consists of heavily-doped Si:InGaAs and an undoped InP etch stopper. Our heterostructure is MBE grown by IntelliEpi.
Our device fabrication process integrates a number of features developed in our group over the last few years [9] - [13] and summarized in Fig. 2 . The process starts with sputtering of a low-ρ (R sh = 5 /2) W/Mo ohmic contact bilayer (Mo at bottom) on the as-grown epitaxial structure. This contactfirst approach yields outstanding contact resistance in planar devices [10] , [13] . The metal stack is then covered by CVD SiO 2 . This is used as a hard mask for gate recess and remains on the final device as a vertical spacer.
After E-beam gate patterning, the SiO 2 hard mask and W/Mo contact stack are etched by anisotropic RIE using CF 4 :H 2 and SF 6 :O 2 chemistries, respectively (Fig. 3) [10] .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. F-based RIE stops at the III-V surface. After a mesa definition step, the highly conductive cap is removed using a citricacid based wet etchant. This process is selective to InGaAs and stops on the undoped InP stopper. The isotropic wet etch pulls back the InGaAs cap underneath the W/Mo contact stack a distance of about 20 nm, as shown in Fig. 3 . With the cap removed, a thin layer (2-3 nm) of Si 3 N 4 is deposited by CVD as an adhesion layer for the subsequent fin etch mask which consists of 40 nm thick hydrogen silsesquioxane (HSQ). The overall result is a composite hard mask made out of CVD SiO 2 and HSQ that defines the fins and the S/D area.
The fins are then etched in inductive coupled plasma (ICP) using a BCl 3 /SiCl 4 /Ar chemistry [14] . This yields fins as narrow as 15 nm with an aspect ratio of ∼10 (Fig. 4) . The fin etch depth (H f in Fig. 2 ) is 170-200 nm and they are highly vertical in the top ∼70 nm. To further thin down the fins and smooth the sidewalls, we perform several cycles of digital etch (DE) [15] using dry oxidation and H 2 O:H 2 SO 4 oxide removal (etch rate ∼1 nm/cycle for one side, ∼2 nm/cycle for the fin width) (Fig. 5 ). After the last DE cycle, a fresh semiconductor surface is exposed in a final H 2 SO 4 cleaning step. This is immediately followed by ALD of 2.2 nm of HfO 2 as gate dielectric and Mo gate metal sputtering (Fig. 6 ). The frontend is completed by gate metal definition, using SF 6 :O 2 dry etch. The gate metal covers completely the fins and overlaps with the source and drain regions. About 30 nm of the SiO 2 hard mask separate the S/D and the gate metals (marked in Fig. 6a ).
The backend comprises of inter-level dielectric (ILD) deposition, via opening and pad formation. More details on the backend below.
In our process, the HSQ used to define the fins, is spun on a surface with substantial topography (there is a height difference of 80 nm in the recessed area that arises from the combined thickness of SiO 2 , W/Mo and InGaAs etched cap). As a consequence, the final thickness of the HSQ fin etch mask is greatly affected by the planarization properties of HSQ [16] . Since HSQ has low viscosity at relatively low temperatures (20-100 • C), it tends to reflow. Consequently, the thickness of the HSQ in the recessed area almost equals that of the recessed trench depth. This can be seen in Fig. 4 (b) and also in Fig. 7 that compares the HSQ thickness at the overlap area and in the trench after the fins have been etched. Since the HSQ after development tends to be thinner for narrower lines, as seen in Fig. 6 (c) (dashed lines), our approach is stable down to 15 nm wide fins (after RIE). We can reach below this fin width through digital etch.
A key aspect of our process is that the HSQ that defines the fin etch is kept in place. This makes our FinFETs doublegate MOSFETs with carrier modulation only on the sidewalls. While theoretically inferior to trigate designs, practically, the greater simplicity of the double-gate FinFET fabrication process allows us to aggressively scale all device dimensions and implement a robust self-aligned flow with high process tolerance and yield. This ultimately results in significantly better performance than prior InGaAs Trigate MOSFET demonstrations, as discussed below. In addition, for high channel-height to fin-width aspect ratio (AR = H c /W f ), a top gate yields diminishing returns [17] .
Our entire front-end fabrication (before pads) closely follows Si CMOS-compatibility requirements and is completely lift-off free and Au-free. The overall process has a very low thermal budget with a maximum temperature of 300 • C set by the SiO 2 CVD deposition.
Devices with fin widths ranging from 7 to 22 nm, on a fin pitch of 200 nm were fabricated with a high yield. The gate lengths range from 20 to 600 nm. FIB cross-sections of a finished device (L g = 20 nm) along the fin length direction and between the fins are shown in Fig. 6(a) and (b) , respectively. Due to the underlap of the cap, the separation between source and drain between the fins is ∼10 nm wider than the length of the fins. FIB cross sections of devices with W f = 7 nm and 12 nm are show in Fig. 6(c) .
III. OFF-CURRENT AND EOT OPTIMIZATION
The active layer in our device is grown over semi insulating InAlAs and the fins are cut all the way into it. In spite of this, the thin gate oxide provides for poor isolation in the extrinsic portion of the device. To reduce buffer leakage between the gate and the source/drain pads, it is necessary to separate the large metal lines and pads from the buffer layer by adding ILD. Two critical leakage path are likely: 1) through the bottom of the pads and 2) through the mesa sidewalls. 
TABLE I PROCESS SPLITS (A-D) FOR ILD AND GATE OXIDE EOT OPTIMIZATION.
GATE LEAKAGE IS GIVEN AT V GS = 0.5 V AND V DS = 50 mV Both are sketched in Fig. 8(a) . To enable further scaling of EOT while maintaining low gate leakage our process includes ILD deposited before final via opening. This is sketched in Fig. 8(b) . The gate leakage of different process splits is summarized in Table I and shown in Fig. 8(c) for L g = 300 nm devices. Since in our device there are no spacers, the sidewalls of the source and drain between the fins are gated (Fig. 6(b) ). Therefore, the gate leakage is normalized by the total active sidewall area, 2H c · (L g + W nf ) · N f , where W nf is the spacing between the fins and N f is the number of fins.
Split A does not have ILD, rather, it relies for isolation on the high-k gate oxide that is deposited on the sample during the fabrication of the gate stack. This is indicated Table I . in Fig. 8(a) . Split B includes an ILD made out of 30 nm of CVD SiO 2 . A reduced gate leakage was obtained even though the gate dielectric was thinned down to an EOT of 1 nm. To improve sidewall coverage, we replaced the SiO 2 by TEOS. This allowed further scaling of EOT to 0.8 nm while maintaining gate leakage below 1 A/cm 2 across a wide V GS range (split C). Further reduction of EOT to 0.6 nm with the same ILD gave much higher gate current (split D). In our final process, we settled on split C. These results are comparable (but slightly higher) than the gate leakage current obtained on planar InGaAs MOSFETs with similar ILD and gate oxide EOT [11] .
IV. ELECTRICAL CHARACTERISTICS
The electrical characteristics of typical devices with L g = 30, 20 nm and W f = 7, 12 nm (AR = H c /W f = 5.7, 3.3), are shown in Fig. 9 . Well-behaved characteristics and good sidewall control are demonstrated. The device R on is 320, 300 · μm and a peak g m of 900, 1250 μS/μm is obtained at V DS = 0.5 V (Fig. 10) . Consistent with the double-gate nature of our devices and following common practice, all figures of merit have been normalized by the conducting gate periphery which, in our case, is two times the channel height. The subthreshold characteristics of the same device (Fig. 9b) indicate In devices with L g = 30 nm and W f = 22 nm, a peak g m of 1500 μS/μm is obtained. For L g = 2μm and W f = 22 nm, S lin at V DS = 50 mV is as low as 68 mV/dec (Fig. 11) , indicating a high quality interface between the semiconductor sidewall and the high-k gate oxide [18] . At negative V GS the subthreshold characteristics are governed by gate leakage.
The scaling behavior of our FinFET was studied in detail in [18] . Classic EOT and L g scaling behavior was demonstrated for wide-fin devices. In contrast, Fig. 12 shows the scaling of g m and saturated S with L g and W f . While g m increases as L g scales down, a clear reduction of g m is observed with W f scaling. This reduction is unexpected since fin width scaling should enhance gate control over the fin channel and increase g m . In addition, the saturated subthreshold swing shows weak dependence on fin width. The high subthreshold swing for transistors with W f = 7 nm and L g > 300 nm (marked with red circle in Fig. 12(b) ) is due to excessive gate leakage current. This indicates that the fin sidewall quality degrades for long fins. These are all manifestations of improper fin-width scaling.
In order to understand the origin of the poor fin-width scaling, we have extracted the intrinsic transconductance g mi . This is derived from g mi = g m /(1-R s· g m ) where R s is taken as 1/2R sd as extracted from R on measurements vs. L g and extrapolation to L g = 0 [18] . For all W f , R s is in the range of 50-70 · μm. Fig. 13 shows the peak value of g mi as a function of L g for the different fin widths. For all devices with L g > 100 nm, g mi increases rapidly as L g shrinks. Below L g = 100 nm, g mi scales much more weakly with L g as a result of short-channel effects. The degradation of g mi with W f is observed across the entire L g span and it is more prominent for long-channel devices. This suggests that the source of g mi degradation is intrinsic. The most likely candidates are poor sidewall characteristics in the form of excessive interface state density or sidewall roughness, or line-edge roughness from e-beam lithography and RIE processes used to define the fins. Understanding and addressing these issues is crucial for the eventual success of this technology. 
V. DISCUSSION
We have studied the line-edge roughness (LER) of our fins. LER refers to the fluctuation of the fin edges. These fluctuations are transferred from the fin etch mask (HSQ) during fin etch. We have also studied fin-width roughness (LWR). This refers to the fluctuation of the width of the fin.
To study fin LER and LWR, we fabricated long (100 μm) fins with W f ranging from 20 to 35 nm following an identical process as in the real devices. The HSQ is patterned using e-beam lithography, using a spot size of 2.5 nm along the fins (L direction in Fig. 14 inset) . Following fin etch, the HSQ is removed using BOE. No digital etch was performed. LER and LWR are obtained from top-view SEM image analysis (inset of Fig. 14) . The fin edges are detected using a homemade MATLAB program which uses the Canny algorithm [19] to detect the fin edges. The same program also calculates the autocorrelation function. From this analysis, the standard deviation (σ ) and correlation length (λ) of edges and fin width fluctuations are calculated. The autocorrelation function can be fitted by an exponential where the correlation length (λ) is defined at 0.5 ( Fig. 14) [20], [21] . Fig. 15 shows the results of the analysis. σ LER and λ LER (a-b) exhibit the same trend: they both increase as W f scales down. Interestingly, σ LWR and λ LWR (c-d) are significantly smaller and almost W f independent. The increased LER with W f scaling may be attributed to the fin patterning scheme. Since in wider fins there are more beam passes, a certain degree of averaging takes place that smooths the sidewalls. The origin of the high correlation between the two edges is still unclear and requires further research. However, the short correlation length implies that even our shortest gate length devices suffer from LER. Also, this becomes exacerbated as L g increases, as seen in Fig. 13 by the rapid drop in g mi for W f = 7 nm.
VI. BENCHMARKING
InGaAs FinFETs to date have indeed demonstrated excellent short-channel effects, as illustrated in Fig. 16 . This figure shows linear subthreshold swing in experimental devices graphed against the ratio of L g to the characteristic scaling length for electrostatics [22] . The experimental data approach the expected ideal scaling behavior [23] . This is what makes the FinFET architecture a very promising one for deeply scaled devices.
Regarding ON-state characteristics, Fig. 17 benchmarks peak g m of InGaAs FinFETs published to date [4] - [6] , [24] - [31] as a function of fin width. The same data is graphed in two different ways: the conventional approach (Fig. 16(a) ), which normalizes g m by the width of the conducting gate periphery; and an alternative method, where the same data are normalized by the fin width ( Fig. 16(b) ). The latter approach is relevant, because it relates to transistor density, which, in the end, is what Moore's Law is all about. A winning FinFET should be capable of conducting a lot of current standing on a minimum footprint. Both graphs include estimations (green symbols) from selected state-of-the-art silicon FinFETs (22 nm and 14 nm CMOS from Intel [30] , [31] ), along with the best of our recently published results in blue stars [18] , [27] . Next to etch data point the channel aspect ratio (channel height over fin width) is indicated.
When normalized to gate periphery (Fig. 16(a) ), Si and InGaAs FinFETs show equivalent performance (there is a recent result with significantly higher g m on a device with a modest channel aspect ratio [28] ). However, it is important to note that, with the exception of the devices presented in this work (blue stars), the fin width and aspect ratio of InGaAs FinFETs in the literature is far from that of Si FinFETs and from what is required for beyond 7-nm applications.
On the other hand, when normalizing to fin footprint ( Fig. 16(b) ), a large gap between Si and InGaAs transistors is revealed. Our devices [18] , [27] contribute to bridging this gap due to narrow fins and relatively efficient use of sidewall conductivity. Our devices yield 3x more transconductance per channel footprint than the best planar InGaAs MOSFETs [7] . Part of the gap between InGaAs and Si FinFETs is due to the different operating voltages (0.5 V for InGaAs, 0.8 V for Si). However, correcting for this still leaves a sizeable difference. Clearly, more work is ahead before InGaAs FinFETs match and eventually exceed the performance of Si FinFETs.
VII. CONCLUSION
We demonstrate self-aligned InGaAs FinFETs with extremely thin fins (down to 7 nm), high channel aspect ratios (as high as 5.7), short gate lengths (down to 20 nm) and excellent performance. When scaled by the fin footprint, our transistors improve the state of the art by nearly a factor of three, suggesting effective channel charge control from the sidewalls of very thin, high aspect-ratio fins. 
